A novel digital lock detector for QPSK receiver
نویسندگان
چکیده
A new lock detection algorithm for digital quadrature phase-shift keying (QPSK) receiver is proposed. Analysis of the detector’s output characteristics is given and is verified by using computer simulation. Performance degradation due to carrier jitter is also considered. Analytic and simulation results show that the proposed algorithm is very useful as a lock detector in digital receivers because it has a good detection performance and simple structure.
منابع مشابه
A Symbol Synchronization Lock Detector and Snr Estimator for Qpsk, with Application to Bpsk
This paper introduces a new lock detector for symbol timing recovery PLLs in QPSK receivers operating in AWGN channels. The detector necessitates only two samples per symbol, and these samples correspond to those required by the popular Gardner[1] timing error detector. The lock detector is characterized theoretically and through simulations. It transpires that the lock detector is selfnormaliz...
متن کاملA Sub-mW 2.4 GHz QPSK Receiver Based on Super- Regenerative Front-End and Digital Phase Detection
In this paper, a complete super-regenerative QPSK receiver is designed to operate at 2.4 GHz while being able to properly receive, process and demodulate incoming signal into raw digital data. The receiver front-end is comprised of an LNA and a super-regenerative oscillator (SRO), both merged for current reuse and lower power consumption. The front-end is followed by a simple signal conditionin...
متن کاملSimultaneous Predistortion and Nonlinear Detection for Nonlinearly Distorted OFDM Signals
Orthogonal Frequency Division Multiplexing (OFDM) is vulnerable with respect to nonlinear distortions caused, for example, by a nonlinear high power amplifier. In the presence of nonlinear high power amplification, OFDM suffers from crosstalk between all subcarriers. Furthermore, the power density spectrum is significantly widened. In this paper, we simultaneously use a memoryless predistorter ...
متن کاملExperimental investigation and digital compensation of DGD for 112 Gb/s PDM-QPSK clock recovery.
For asynchronous sampled systems such as Polarization Division Multiplexed Quadrature Phase Shift Keying, (PDM-QPSK), phase and frequency of the sampling clock is typically not synchronized to the data symbols. Therefore, timing adjustment, so called clock recovery and interpolation, must be performed in digital domain prior to signal demodulation in order to avoid cycle slips. For the first ti...
متن کاملComparative Performance Analysis of Symbol Timing Recovery for Dvb-s2 Receivers
The need for reliable broadband satellite communication services has led to the development of the second generation DVB spec, DVB-S2. This paper considers the performance of a feedback Symbol Timing Recovery technique, which is based on the Non-Data-Aided (NDA) Gardner Timing Error Detector (TED), in an all-digital DVB-S2 IF receiver architecture. The Symbol Timing Recovery performance is meas...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Communications
دوره 46 شماره
صفحات -
تاریخ انتشار 1998